| 000 | 01656cam a2200481 i 4500 | ||
|---|---|---|---|
| 005 | 20171212141754.0 | ||
| 008 | 100121s1986 pl a f |001 0 pol c | ||
| 020 | _a8320407613 | ||
| 035 | _axx001511816 | ||
| 039 | 9 |
_a201710041040 _bvpw _c201702241410 _dkopilwa _c201602291843 _dkopumk _c201509021243 _dvapkr _y201001211750 _zvbj28 |
|
| 040 |
_aKR U/28WP _cKR U/28WPs _dKR U/28WP _dŁ U/AS |
||
| 041 | 1 |
_apol _heng |
|
| 100 | 1 | _aMuroga, Saburo. | |
| 240 | 1 | 0 |
_aVLSI system design _l(pol.) |
| 245 | 1 | 0 |
_aProjektowanie układów VLSI / _cSaburo Muroga ; tł. z j. ang. Władysław Deńca, Jerzy Pasierbiński, Mirosław Rusek. |
| 260 |
_aWarszawa : _bWydawnictwa Naukowo-Technoczne, _c1986. |
||
| 300 |
_a507 s. : _bil. ; _c24 cm. |
||
| 504 | _aBibliogr. s. [457]-503. Indeks. | ||
| 650 |
_aUkłady VLSI _xprojektowanie i konstrukcja. |
||
| 700 | 1 |
_aDeńca, Władysław. _eTł. |
|
| 700 | 1 |
_aPasierbiński, Jerzy. _eTł. |
|
| 700 | 1 |
_aRusek, Mirosław _d(1939- ). _eTł. |
|
| 710 | 2 |
_aWydawnictwa Naukowo-Techniczne. _4pbl |
|
| 920 | _a83-204-0761-3 | ||
| 953 | _aKR_93 | ||
| 956 | _aKR_119 | ||
| 958 | _aLUBL_58 | ||
| 959 | _aLUBL_64 | ||
| 960 | _aGD_101 | ||
| 961 | _aWA_310 WA_72 | ||
| 962 | _aKR_U | ||
| 966 | _aPOZN_31 POZN_U | ||
| 967 | _aLUBL_U | ||
| 968 | _aTOR_U | ||
| 970 | _aWA_901 | ||
| 973 | _aGL_001 | ||
| 978 | _aOLSZT_003 | ||
| 979 | _aBSTOK_U | ||
| 980 | _aSZCZ_ZUT | ||
| 982 | _aBYDG_24 | ||
| 983 | _aSZCZYT_001 | ||
| 999 |
_aVIRTUA40 m _c8590 _d8590 |
||
| 999 | _aVTLSSORT0010*0080*0200*0350*0390*0400*0410*1000*2400*2450*2600*3000*5040*6500*7000*7001*7002*7100*9200*9520*9530*9580*9590*9600*9620*9660*9670*9680*9730*9780*9800*9820*9830*9992 | ||